

Science and Technology English II

Exercise 211 “Paper1” Meiji University 2021

EX_211_21.pptx 32 Slides December 14th, 2021

<http://mikami.a.la9.jp/mdc/mdc1.htm>

Renji Mikami

Renji_Mikami(at_mark)nifty.com [mikami(at_mark)meiji.ac.jp]

Contents EX210

- 以下を解説します
 - 計算機の基本
 - MPUの構成要素
 - 計算機の高速化
 - デジタル回路は3つに分けられる
 - Data Path, Control Logic, Grew Logic
 - Data Path の高速化はパイプライン化
 - 高速化のネック – クリティカル・パス
 - クリティカル・パスになりやすい回路 – キャリー

Day 210 Review

- 計算機 (Computer) を考えるポイント
- 計算機の基本 – チューリングマシン-ノイマン型コンピュータ
 - Instruction Flow – Sequential (<->Not Dataflow)
- MPUの構成要素
 - Memory, *Data Path*, *Control Logic*, I/O
- 計算機ハードの**高速化**
 - Path Delay Minimization
 - 信号経路の遅延時間の削減
 - Clock Up
 - 動作速度の高速化
 - Pipeline
 - 演算回路の多段化による並行処理





Fig
dig
the

Day 203-210 Review

- 計算機の高速化: 回路は、Data Pass, Control Logic, Grew Logic などのタイプに分けられる
- Data Path の高速化は、Pipeline 化で行われる
 - シングルサイクル・パスとマルチサイクル・パス-レイテンシ
 - レイテンシ-結果が出てくるまでのクロック数
 - 乱れるパイプライン-パイプライン・ハザード
 - コントロールロジックで制御(1 クロックで動作する点に注意)
 - 乱れないパイプライン(垂れ流しパイプライン)-DSPなど
 - Digital Signal Processing (係数の掛け算とその連続した加算を続けることが多い)
- シングルサイクル単位の高速化
 - クリティカル・パスを改善してシステムクロックを最大化する
 - システムクロックの最大速度は、クリティカル・パス遅延に制約される
- AdderのCarry生成をクリティカル・パスの典型として扱った

4Adder

- A1~A4, B1~B4 の4bit 入力
- LSB (A1,B1) のSUM(S1)、CarryOut(Co1) は 1 Stageで出力される。
- (A2,B2) のSUM(S2)は 1 Stage だが、CarryOut(Co2) は 桁上げを待つので、2 Stageで出力される。
- (A3,B3) のSUM(S3)は 1 Stage だが、CarryOut(Co3) は 桁上げを待つので、3 Stageで出力される。
- (A4,B4) のCarryOut(Co4) は繰り上がりの桁上げを(Ripple Carry)待つので、4 Stageで出力される
- このCarry Line はクリティカル・パスになりやすいのでいろいろな方法で高速化される



EX211 論文技術用語解説

- Keying : キーイング(あえて訳すところでは“(デジタル)変調”)
 - 使われる分野によって意味が違う
 - この単語を辞書やネットで調べても論文で使っている意味は探せない(映像分野で使われるものなどが出てくる。)
 - **変調**: 電子電気特に無線通信分野で使われる
 - **アナログ変調**(AM放送 – Amplified Modulation – 振幅変調 FM放送 – Frequency Modulation)や**パルス変調**は Modulation (2年PSoC実習でやったPWM - Pulse Width Modulation などがある)
 - **デジタル変調**は Keying という用語を使う
- “振幅偏移変調 キーイング”で検索する
- 電波にデジタル情報を載せる手法
 - 移動体通信(基地局とスマホの通信)などに使われる
- キーイング(デジタル変調)の方法によって伝送方式と伝送量が変わる

振幅偏移変調

出典: フリー百科事典『ウィキペディア (Wikipedia) 』

振幅偏移変調（しんぷくへんいへんちょう）もしくは**振幅シフトキーイング**（しんぷくシフトキーイング、英語: amplitude-shift keying、略号：**ASK**）はデジタル信号送受信の際に使用する変調方式の1つで、送信データのビット列に対応して搬送波の振幅を変化させることで送信データを送る方式である。日本においては一般にASKと呼ばれる。日本総務省の文書等では**ASK変調方式**と書かれる。

変調方式
アナログ変調
AM SSB FM PM
デジタル変調
OOK ASK PSK FSK QAM APSK (英語版)
DM MSK CCK CPM (英語版) OFDM
パルス変調
PWM PAM PDM PPM PCM
スペクトラム拡散
FHSS DSSS (英語版)
関連項目
復調
表 · 話 · 編 · 歴

各種 Keying 方式

- デジタル変調でもOFDMなどModulation という語を使う場合もある。

OFDMはFFTを使ったもの
WiFi AP/スマホ
地上デジタル放送
などで使われる
基盤技術

振幅偏移変調


出典: フリー百科事典『ウィキペディア (Wikipedia) 』

振幅偏移変調（しんぷくへんいへんちよう）もしくは振幅シフトキーイング（しんぷくシフトキーイング、英語: amplitude-shift keying、略号：ASK）はデジタル信号送受信の際に使用する変調方式の1つで、送信データのビット列に対応して搬送波の振幅を变化させることで送信データを送る方式である。日本においては一般にASKと呼ばれる。日本総務省の文書等ではASK変調方式と書かれる。

変調方式
アナログ変調
AM SSB FM PM
デジタル変調
OOK ASK PSK FSK QAM APSK (英語版) DM MSK CCK CPM (英語版) OFDM
パルス変調
PWM PAM PDM PPM PCM
スペクトラム拡散
FHSS DSSS (英語版)
関連項目
復調
表 ・ 話 ・ 編 ・ 歴

半導体プロセスとレイヤー

- プロセス・ルール of 長さはそのプロセスで実現できる最小の幅を表す(2020年時点の最小は、AMD RYZEN 7nm)実際の主流は、90nm~0.18u(180nm)
- 配線層(レイヤー : ポリシリコンとメタルで構成)
- 2P4M 0.35uプロセス 2 Polysilicon 3 Metal Layer
- 1P6M 0.18uプロセス 1 Polysilicon 6 Metal Layer



EX211 論文英語の解説 Paper Reading

- 論文全体が自分に必要なわけではない。
- 訳すのではなくまず読むこと。
- 自分に必要な研究部分(ポイント)を読み探す。
- ポイントをさがしていく。スキャンするイメージ。
- ポイントを見つけたらそこを集中にて読む。
- つまり論文の中から自分の役に立つところ、興味のあるところを探して読み取る。
- それ以外は、構成と概容が見えればよい。
- つまりキーワードを頭に入れて、それに関係した部分を探すというイメージ。
- 不明な専門的短縮形用語(abbreviation/shorted form)が出てきてもそこで読み止まらない。(読み進んだ先に解説があることが多い。例: LDO / Low Dropout (DC-DC Regulator)

素早く内容をつかむコツ

- 全体の構成を理解する。
- **タイトルとアブストラクト**が重要
- Abstract は学会や研究会の論文集のサマリとして編集されることが多い。
- つまり論文集の Abstractを見て読むべき論文を選ぶことになる。
- 論文を書くとき(レポートでも同じ)はこのAbstract 部分がうまく書けてないと読んでもらえない。読んでもらえるように書かなければいけない。
- **タイトル**は**メール**ではとても重要。実務では1日数百本のメールの処理をするので、相手の読み忘れを防ぐこと。

論文の構成

- 論文(Paper)の構成
- Title & Author
- **Abstract**
 - Introduction (Section 1)
 - Section 2
 - Chapter A,B,C.....
 - Section 3
 - Section 4
 - Conclusion (Last Section)
- References

論文を書くときには、
最初に全体の構成を作り、
大見出し、小見出しをつけ、
書くべき内容を箇条書きしてから、
各項目を書き始める

Body

EX211

- 実際に読んでみよう。
- この論文の筆者は、**何度も何度も見直しして書き直して、磨き上げている。**
- この程度の内容だと、A4 1ページ 5分くらいでよめれば十分。スキャンでは、1ページ1分。
- 関連知識があれば、速く読み進めることができる。
 - 参考資料(HPにあります)で解説
- これまで解説した**”読むコツ”**がわかればもっと上手に読める
- 読めるようになったら、**書くことに挑戦** EX212へ
- 書いたら**プレゼンに挑戦** EX213へ
- やはり**勝負は、Outbound!**

Exercise: EX_211

- 論文の構成法を頭に入れて読みすすめる
- **Tech-Term** の解説、Tech-Term をWEBで調べる
- 専門性の高いTech-Term は、その詳細を理解する必要はない。どこで使われるものか、概要だけでよい。
- 課題論文を要約して和文でまとめてみてください。(翻訳サイトを使ってもよいが、その前に必ず英文を通読すること。)図版や正確なギリシャ文字,数式は配布資料原本を参照のこと。
- 提出はClass Web “レポート” にて木曜まで
- 毎回のレポートは、最低A4 1ページ以上は書いてください。余白には、今回の授業の内容、資料についての感想や要望を記入してください。

Paper1 : Wireless Capsule Endoscopic System

A Wireless Capsule Endoscopic System with a Low-Power Controlling and Processing ASIC


Xinkai Chen₁, Xiaoyu Zhang₁, Lingwei Zhang₂, Hanjun Jiang₂, Zhihua Wang₂

₁Department of Electronic Engineering, Tsinghua University, Beijing, China

₂Institute of Microelectronics, Tsinghua University, Beijing, China

EX_211(1) : A Wireless Capsule **Endoscopic System** with a Low-Power Controlling and Processing ASIC (カプセル薬形状の”飲み込む”内視鏡で撮影した写真が無線で伝送する。この装置のASIC設計)

- Abstract—This paper presents the design of a wireless capsule endoscopic system with a low-power controlling and processing **ASIC**. The ASIC aims at several design challenges including system power reduction, system miniaturization and wireless wake-up method. These challenges are met by deploying optimized system architecture, integration of an area and power efficient image compression module, a power management unit (PMU) and a novel wireless wake-up subsystem with zero standby current. The ASIC has been fabricated in 0.18- μm CMOS technology. The achieved performance will be demonstrated with corresponding measurement results. The wireless capsule endoscope prototype base on the ASIC is under development and the demo system will be brought forth soon.



EX_211(2) : まとめを先に、その詳細を各Sectionで展開することを先述する

• I. INTRODUCTION

- Successive improvements in microelectronics and integration technology have led to the emergence of wireless capsule endoscopic systems [1] which can allow people to study the entire small intestine directly. However, several design challenges still have to be tackled. *First*, the power budget is limited by the battery. Effective low power techniques have to be employed to ensure long lifetime of the system. *Second*, as few off-chip components as possible are required for highly-miniature-sized system. *Third*, an untouched wake-up means has to be adopted to turn on/off the system after being hermetically encapsulated within the package. In this paper, a wireless endoscopic system with a controlling and processing ASIC is presented, for which the aforementioned challenges were effectively managed.
- The paper is organized as follows. Section II presents the wireless capsule endoscopic system architecture. Section III gives the design of the ASIC in detail. Section IV describes the implementation and test results. The conclusion is summarized in section V.

EX_211(3) : II. DESIGN OF WIRELESS CAPSULE ENDOSCOPIC SYSTEM

- The proposed wireless capsule endoscopic system is composed of a digital-analog mix mode ASIC together with a commercial CMOS image sensor and an ultra-low-power RF transceiver, as shown in Fig. 1. The image sensor provides images with VGA resolution at 30fps. The image data would be processed by the ASIC which is composed of a digital baseband processing unit, a power management unit (PMU) and a wireless wake-up subsystem. The ASIC also controls a 433MHz RF transceiver which features with FSK modulation, 200kbps raw data rate and only 5mA current consumption in continuous TX/RX mode. The system is powered by two 1.5V lithium batteries connected in series except the wireless powered wake-up subsystem.
- Once the system is activated by the wake-up subsystem, the integrated PMU has to not only supply on-chip functional blocks but also deliver the power for CMOS image sensor, RF transceiver and illumination LEDs. The clock is also provided by the on-chip oscillator in PMU. Bidirectional communication protocol implemented in the program ROM facilitates the control of the capsule such as changing image size or system status. Image compression is also introduced to reduce both the overall power dissipation and the transmission bandwidth. The compressed data would be received by the data recorder. Finally, the received data would be decompressed and displayed on PC.

RF: Radio Frequency TX/RX: 送信/受信 を意味する記号で、信号や装置に使われる

EX_211(4) III. DESIGN OF LOW-POWER CONTROLLING & PROCESSING IC




Fig. 1. System architecture of wireless endoscopic system




Fig. 2. Block diagram of image compression

- A. System Architecture of the ASIC
- One of the primary design targets of battery-operated medical device is power reduction. Measurement result shows that a great fraction of the battery current is consumed by the RF transceiver of which the power dissipation is difficult to optimize. Instead, an architecture level low-power technique, image compression, is introduced in the baseband processing unit to reduce the data amount and associated RF energy. Though image compression itself would cause extra power consumption, is introduced in the baseband processing unit to reduce the data amount and associated RF energy.
- Though image compression itself would cause extra power consumption, compared to the saved RF energy, the overall power reduction can be achieved.
- Unlike the previous architecture based on FSM [2], the proposed architecture is mainly composed of a microcontroller and hardware accelerators. The micro-controller is dedicated to run software that implements high-level communication protocol and flow control. Low-level physical computation is efficiently done by specific hardware accelerator which is better in terms of power consumption and processing time.

EX_211(5) :

- Unlike the previous architecture based on FSM [2], the proposed architecture is mainly composed of a micro-controller and hardware accelerators. The micro-controller is dedicated to run software that implements high-level communication protocol and flow control. Low-level physical computation is efficiently done by specific hardware accelerator which is better in terms of power consumption and processing time.




Fig. 3. Data path of JPEG-LS encoder

EX_211(6) : B. Area and Power Efficient Image Compression module

- The integrated image compression module is dedicated developed for Bayer color filter array (CFA) pattern of CMOS image sensor with great concern of area and power efficiency. The block diagram is shown in Fig. 2. It is mainly composed of an image filter and a standard JPEG-LS encoder [3]. The VLSI-oriented image filter algorithm derived from [4] acts as a preprocessing step for JPEG-LS encoder. It performs pixel transformation and low-pass filtering calculation to depress the high spatial frequencies so as to promote the compression ratio of the following JPEG-LS encoder. JPEG-LS is an established standard for lossless compression, which provides both the highest lossless compression ratio and the fastest compression speed for medical images.

EX_211(7) :

- To get an area and power efficient VLSI implementation of JPEG-LS encoder, the data path has been optimized for minimum resource utilization and power consumption. Three parallel three-stage pipelines are designed separately for regular mode, run interruption state and run normal state, as shown in Fig. 3. Each stage is allocated with four clock cycles. For each pixel, only one pipeline is activated by the mode determination unit, which avoids the unnecessary computation of the other two pipelines and leads to considerable power reduction. Experiment has shown that independent data path for different modes and states can cause an average of 45% power reduction, especially for flat images, because most pixels will be processed by Run-Normal pipeline with very simple computation. In addition, in-stage resource sharing is extremely exploited between pipelines for common computation such as Golomb parameter k in the second stage and Golomb coder in the third stage, as shown in the dark gray color in Fig. 3.

Golomb Coding : ゴロム符号

EX_211(8) :

- A two-level hierarchy memory access method is proposed to eliminate unnecessary memory accesses in the process of context parameters (A, B, C, N) updating. In the proposed method, the context parameters are firstly cached in registers in Regular pipeline. The context memory will be accessed only if the next pixel belongs to a different context model, otherwise the value of registers will be used for accumulation without memory access, as shown in Fig.4.
- Hence the update of context memory only activates when the quantized context changes which cause an average of 52% reduction of the number of memory access. This results in obvious reduction of associated power dissipation.




Fig. 4. Memory accesses reduction method of JPEG-LS encoder




Fig. 5. Block diagram of integrated PMU

EX_211(9) : C. Power Management Unit (PMU)

- The miniature size requirement of wireless endoscopic system makes very severe demand on the area of PCB board as well as the number of on-board components. The integration of PMU allows one to reduce the onboard components and PCB routing area. The block diagram of PMU is shown in Fig. 5.
- The 3.3 maximum operating voltage of the 0.18- μm CMOS technology facilitates the design of **LDO** which regulates the battery voltage 3V down to a desired output voltage. The LDO can be directly powered by battery without over-voltage problem. Fig. 6 illustrates the LDO circuitry design derived from [5]. It is composed of an error amplifier (M1~M8), a unit-gain buffer (M9~M12), a PMOS pass device, a feedback network (R1, R2) and off-chip loading capacitance C_L .




Fig. 6. Schematic of LDO




Fig. 7. Schematic of charge pump for driving LEDs

EX_211(10) :

- Illumination LEDs need a constant voltage higher than the battery voltage to provide constant light density. This is achieved by the integrated charge pump, as shown in Fig. 7.
- M1, M4, M2, M3 and the off-chip capacitances C_{fly} , C_L form a voltage doubler which could generate twice of V_{BAT} at node C. A comparator is used for regulating the output voltage to a desired value. To save the energy, two different operating modes are implemented. When strobe signal is active, the charge pump works in high speed mode with high clock frequency and bias current, which results in large output current sourcing ability. Otherwise, low clock frequency and bias current are employed to sustain the output voltage.
- The clock of charge pump and the digital core is generated by a fully integrated on-chip oscillator. The reference voltage is generated by bandgap reference.

EX_211(11) : D. Wireless wake-up subsystem RFID CDR keying

- A **RFID**-like wireless wake-up subsystem is integrated to replace the conventional dry reed switch. It can wirelessly enable/disable the system or to make a configuration of the system after being hermetically encapsulated within the package.
- The function blocks in the wake-up subsystem are shown in Fig. 8. The energy recovery block converts part of the incoming RF signal power to a dc voltage (VRF) which supplies all active circuits. The clock and data recovery (**CDR**) block recovers a digital signal from the received RF signal with amplitude shift **keying** (**ASK**) modulation, and generates a synchronous clock signal. The **i**dentification and **c**ommand **r**ecognition (**ICR**) block compares the received device **i**dentification **c**ode with the desired value and then **r**ecognizes valid switching command. After that, the ICR block generates enable/disable signal through level shifter to the PMU. Therefore, the wireless endoscopic system can be wireless enabled/disabled without extra power consumption.

EX_211(12) : IV. IMPLEMENTATION RESULTS





Fig. 8. Blocks diagram of wireless wake-up subsystem

TABLE I. CHIP PERFORMANCE SUMMARY

Technology	0.18- μm 1P6M CMOS
Die size	3.4 mm x 3.3 mm
Supply voltage	3 V
Off-chip components	5 capacitances less than 1 μF
Logic gates	23.4 k
Memory	764 kbits (10.2k for image filter, 17.5k for JPEG-LS encoder, 737k for stream buffer)

Clock frequency	20~24MHz (Adjustable)
Image resolution	VGA or QVGA
Compression ratio	3 ~ 4 bpp
Throughput	2 fps for VGA images



- The digital-analog mix mode ASIC has been fabricated in 0.18- μm **1P6M** CMOS technology. The chip layout is shown in Fig. 9 and chip performance is summarized in Table I.

EX_211(13) : LDO Low Dropout (DC-DC) Regulator JPEG-LSは調べてみよう

- Table II shows a comparison of the proposed implementation of JPEG-LS encoder (without image filter) to other implementations available in academia. It is easily observed that the proposed JPEG-LS implementation presents the lowest gate counts (19.5k) and the lowest memory requirements (17.5kbits).
- The design specifications of the LDO's and the charge pump are shown in table III and table IV, respectively. The start-up waveform of LDOs and charge pump from a previous version implementation is shown in Fig.10.

TABLE II Comparisons with the other JPEG-LS encoder implementations

	[6]	[7]	[8]	[8]	This work
Year	2005	2002	2007	2007	2008
Technology (um)	UMC 0.18	unknown	TSMC 0.18	TSMC 0.09	UMC 0.18
Resolution (pixels/ line)	640	640	640	640	640
Logic Gates	70 k	49.4 k	28.1 k	25.7 k	19.5 k
Memory (bits)	24 k	32.7 k	20.8 k	20.8 k	17.5 k

TABLE III. PERFORMANCE SUMMARY OF LDOs

	1.8V & 1.1V LDO	2.6V LDO	Condition
Vin	3.0V	3.0V	
Load Capacitance	1μF	1μF	
Output current	0~30mA	0~30mA	
Quiescent current	18μA	20μA	No load current
Line regulation	0.25mV	0.14mV	Vin 2.8V~3.2V
Load regulation	1.9mV	2.0mV	I _{load} 0.1~30mA
Power Supply Rejection	73dB	72dB	Frequency @50kHz
Chip area	0.046mm ²	0.046mm ²	

EX_211(14) : charge pump は調べてみよう LDOとの違いは？

- The measurement from a separate prototype IC shows that wireless wake-up subsystem can supply at least $2.7\mu\text{A}$ current to an external load when received a RF power as low as $60\mu\text{W}$. 25kbps data rate can be achieved when receiving commands. The standby current of WWU is always below 10nA .
- A system prototype based on the proposed ASIC is being developed, of which the photo is shown in the right of Fig. 9. The system is encapsulated in the package with the size of $\Phi 11.3\text{mm}$, length 26.7mm .

TABLE IV. PERFORMANCE SUMMARY OF CHARGE PUMP

Mode	Clock	I _{control}	V _{out}	Voltage Ripple
High speed	1MHz	$14\mu\text{A}$	4V	$50\text{mV}@5\text{mA}$
Low speed	20KHz	$4\mu\text{A}$	4V	$210\text{mV}@0\text{mA}$
Standby	No clk	$< 1\text{nA}$	0V	--




Fig. 10. Start-Up waveforms of LDOs and charge pump (the other blocks are not shown)

EX_211(15) : V. CONCLUSION

- This paper presented a wireless endoscopic system with a controlling and processing ASIC, which is composed of a digital baseband module with image compression ability, an integrated power management unit and a wireless wake-up subsystem. The ASIC has been fabricated in 0.18 μ m CMOS technology and a system prototype has been developed on it. Experiment result shows that the ASIC eases the implementation of a low-power miniaturized wireless capsule endoscopic system.

EX_211(16) : REFERENCES

- [1] G. Iddan, G. Meron, A. Glukhovsky, et al. “Wireless capsule endoscopy”, *Nature*, vol 405, pp. 417-418 , May 25, 2000
- [2] X. Xie, G. Li, X. Chen, X. Li and Z. Wang, “A Low-Power Digital IC Design Inside the Wireless Endoscopic Capsule”, *IEEE J. of Solid- State Circuits*, vol. 41, iss.11, Nov 2006, pp. 2390-2400
- [3] M.Weinberger, G.Seroussi, G.Sapiro, “The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS”, *IEEE Trans. on Image Processing*, vol.9, iss. 8, Aug. 2000, pp.1309- 1324
- [4] X. Xie, G. Li and Z. Wang, “A Low Complexity and High Quality Image Compression Method for Digital Cameras”, *ETRI Journal*, vol. 28, iss. 2, Apr 2006, pp. 260-263
- [5] G. A. Rincon-Mora, P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator". *IEEE J. of Solid-State Circuits*, vol. 33 , iss. 1, , Jan 1998, pp. 36-44
- [6] X. Xie, G. Li and Z. Wang, “A Near-lossless Image Compression Algorithm Suitable for Hardware Design in Wireless Endoscopy System”, *Proceedings 6th International Conference On ASIC*, vol. 1, Oct 24-27, 2005, pp. 37-40
- [7] A. Savakis and M. Piorium, “Benchmarking and Hardware Implementation of JPEG-LS”, *Proceedings ICIP 2002*, Sept. 2002, pp. 949-952
- [8] M. Papadonikolakis, V. Pantazis and A. P. Kakarountas et.al. “Efficient High-Performance ASIC Implementation of JPEG-LS Encoder", *Proceedings of Design, Automation & Test in Europe Conference & Exhibition*, 2007, pp. 1-6

Memo

フォローアップURL (Revised)

<http://mikami.a.la9.jp/meiji/MEIJI.htm>

担当講師

三上廉司(みかみれんじ)

Renji_Mikami(at_mark)nifty.com

mikami(at_mark)meiji.ac.jp (Alternative)

http://mikami.a.la9.jp/_edu.htm

