Science and Technology English I

Exercise 110 Meiji University 2020 (DICS Chapter-2, MOS FET / CMOS) EX 110.pptx 10 Slides November 24th, 2019

http://mikami.a.la9.jp/mdc/mdc1.htm

Renji Mikami

Renji_Mikami(at_mark)nifty.com [mikami(at_mark)meiji.ac.jp]


技術解説 MOS FET /CMOS

ゲート・ソース間電圧 VGs を変化させる とドレイン電流 /D が変化する。

N チャンネルタイプは、Vgsが高くなると /pが増加する(エンハンスメント型)

P チャンネルタイプは、VGsが高くなるとが/D減少する(デプレッション型)


N型とP型を組み合わせた回路が CMOS(Complementary MOS)



図版引用:ウィキペディア

https://ja.wikipedia.org/wiki/MOSFET

トランジスタ 回路との比較 トランジスタでは、/ B ベース電流 (ベース・エミッタ電流)で/C コレクタ電 流(コレクタ-エミッタ)が変化する。こ の比がhfe 直流電流増幅率



理想動作では、上下のFETは片側はOFFだが、 実際は、双方がONとなり過渡的に電流が流れる

Exercise: EX_110-1 p46 [STE-101-213]]

- ねらい: MOSFET の基本動作を読み取る
- Vは電圧、/ は電流、下付け添字 D ドレイン、S ソース、G ゲート
- (2.51) 11ライン(2 パラグラフ)

Execise1

Answer following questions simply (long if you like \odot).

- EX_110-11 What stands for VDs and ID?
- EX 110-12 What is the (electric) relation between VDS and ID?
- Due date : Wednesday

EX_110-1 p46 [STE-101-213]


- Figure 2.21 plots ID versus VDS (with VGS as a parameter) for an NMOS transistor. In the triode region, the transistor behaves like a voltage-controlled resistor, while in the saturation region, it acts as a voltage-controlled current source (when the channel-length modulation effect is ignored). Also shown is a plot of ID as a function of VGS (with VDS a constant). As expected a linear relationship is observed for values of VGS >> VT Notice also how the current does not drop abruptly to 0 at VGS = VT. At that point, the device goes into subthreshold operation. To turn the device completely off, the gate-source voltage has to be substantially lower than VT Subthreshold conduction is discussed in more detail later in the chapter, when we discuss some second-order effects in MOS transistors.
- All the derived equations hold for the PMOS transistor as well. The only difference is that for PMOS devices, the polarities of all voltages and currents are reversed.

EX_110-1 p46 [STE-101-213]

with λ an empirical constant parameter, called the channel-length modulation.

Figure 2.21 plots I_D versus V_{DS} (with V_{GS} as a parameter) for an NMOS transistor. In the triode region, the transistor behaves like a voltage-controlled resistor, while in the saturation region, it acts as a voltage-controlled current source (when the channel-length modulation effect is ignored). Also shown is a plot of $\sqrt{I_D}$ as a function of V_{GS} (with V_{DS} a constant). As expected a linear relationship is observed for values of $V_{GS} >> V_T$ Notice also how the current does not drop abruptly to 0 at $V_{GS} = V_T$. At that point, the device goes into subthreshold operation. To turn the device completely off, the gate-source voltage has to be substantially lower than V_T Subthreshold conduction is discussed in more detail later in the chapter, when we discuss some second-order effects in MOS transistors.

All the derived equations hold for the PMOS transistor as well. The only difference is that for PMOS devices, the polarities of all voltages and currents are reversed.



I-V characteristics of NMOS transistor ($W = 100 \mu m$, $L = 20 \mu m$ in a 1.2 μm CMOS technology).

Exercise: EX_110-2 p47 [STE-101-214]

- ねらい: MOSFET の特性を構造面から読み取る
- 事前にネットで検索してMOSFETの基礎を調べておくこと
- 2.3.3 Dynamic Behavior もできたら読んでおく

• ターゲット文は MOS Structure Capacitors **16ライン**

Figure 2.15

Exercise

Answer following questions simply (long if you like ©).

- EX_110-21 Why is the capacitance issue for MOS (FET) beside the (bipolar) transistor?
- EX_110-22 What type of capacitances does MOS have?
- EX_110-23 Is capacitance between Gate and Source variable?
- Due date : Wednesday

EX_110-2 p47 [STE-101-214]

- MOS Structure Capacitances
- The gate of the MOS transistor is isolated from the conducting channel by the gate oxide that has a capacitance per unit area equal to Cox = εox/tox. From the I-V equations, we learned that it is useful to have Cox as large as possible, or to keep the oxide thickness very thin. The total value of this capacitance is called the gate capacitance Cg and equals CoxWL. This gate capacitance can be decomposed into a number of elements, each with a different behavior. Obviously, one part of Cg contributes to the channel charge, and is discussed in a subsequent section. Another part is solely due to the topological structure of the transistor. This component is the subject of the remainder of this section.
- Consider the transistor structure of Figure 2.23. Ideally, the source and drain diffusion should end right at the edge of the gate oxide. In reality, both source and drain tend to extend somewhat below the oxide by an amount xd, called the lateral diffusion. Hence, the effective channel of the transistor Leff becomes shorter than the drawn length (or the length the transistor was originally designed for) by a factor of 2 xd. It also gives rise to a parasitic capacitance between gate and source (drain) that is called the overlap capacitance. This capacitance is strictly linear and has a fixed value

EX_110-2 p47 [STE-101-214]

MOS Structure Capacitances

分解する

導電チャネル

横方向拡散

The gate of the MOS transistor is isolated from the conducting channel by the gate oxide that has a capacitance per unit area equal to $C_{ox} = \varepsilon_{ox} / t_{ox}$. From the *I-V* equations, we learned that it is useful to have C_{ox} as large as possible, or to keep the oxide thickness very thin. The total value of this capacitance is called the gate capacitance C_g and equals $C_{ox}WL$. This gate capacitance can be decomposed into a number of elements, each with a different behavior. Obviously, one part of C_g contributes to the channel charge, and is discussed in a subsequent section. Another part is solely due to the topological structure of the transistor. This component is the subject of the remainder of this section.

Consider the transistor structure of Figure 2.23. Ideally, the source and drain diffusion should end right at the edge of the gate oxide. In reality, both source and drain tend to extend somewhat below the oxide by an amount x_d , called the *lateral diffusion*. Hence, the effective channel of the transistor L_{eff} becomes shorter than the drawn length (or the length the transistor was originally designed for) by a factor of $2x_d$. It also gives rise to a parasitic capacitance between gate and source (drain) that is called the *overlap capacitance*. This capacitance is strictly linear and has a fixed value

重ね合わせ

Memo

フォローアップURL (Revised)

http://mikami.a.la9.jp/meiji/MEIJI.htm

担当講師 三上廉司(みかみれんじ) Renji_Mikami(at_mark)nifty.com mikami(at_mark)meiji.ac.jp (Alternative)

http://mikami.a.la9.jp/_edu.htm

