

# Science and Technology English I II

## Exercise 10      Meiji University

EX1\_Day10.pptx 9 Slides June 14<sup>th</sup>, 2019

<http://mikami.a.la9.jp/mdc/mdc1.htm>

## Renji Mikami

Renji\_Mikami(at\_mark)nifty.com [mikami(at\_mark)meiji.ac.jp]

# Day 10 Exercise

2グループで課題を進める(グループA/Bを明記すること)

- Aグループはなるべく英文で書く
  - 3-14 :
  - 3-15 :
  - 4-14 :
  - 4-15 :
- Bグループは日本語で書いてもよい
  - 3-14 :
  - 3-15 :
  - 4-14 :
  - 4-15 :


# MOS FET

ゲート・ソース間電圧  $V_{GS}$  を変化させるとドレイン電流  $I_D$  が変化する。

N チャンネルタイプは、 $V_{GS}$ が高くなると  $I_D$ が増加する(エンハンスメント型)

P チャンネルタイプは、 $V_{GS}$ が高くなると  $I_D$ 減少する(デプレッション型)

N型とP型を組み合わせた回路が CMOS(Complementary MOS)




図版引用:ウィキペディア

<https://ja.wikipedia.org/wiki/MOSFET>

トランジスタ 回路との比較

トランジスタでは、 $I_B$  ベース電流 (ベース・エミッタ電流)で  $I_C$  コレクタ電流(コレクタ-エミッタ)が変化する。この比が  $h_{FE}$  直流電流増幅率

# CMOS 回路



理想動作では、上下のFETは片側はOFFだが、  
実際は、双方がONとなり過渡的に電流が流れる

# 課題文 1 p46 [STE-101-213]]

- ねらい: MOSFET の基本動作を読み取る
- $V$  は電圧、 $I$  は電流、下付け添字  $D$  ドレイン,  $S$  ソース,  $G$  ゲート
- (2.51) 11ライン(2 パラグラフ)

## Exercise1

Answer following questions simply (long if you like 😊).

- 1-1 What stands for  $V_{DS}$  and  $I_D$ ?
- 1-2 What is the (electric) relation between  $V_{DS}$  and  $I_D$ ?

電流源

with  $\lambda$  an empirical constant parameter, called the *channel-length modulation*.<sup>3</sup>

Figure 2.21 plots  $I_D$  versus  $V_{DS}$  (with  $V_{GS}$  as a parameter) for an NMOS transistor. In the triode region, the transistor behaves like a voltage-controlled resistor, while in the saturation region, it acts as a voltage-controlled current source (when the channel-length modulation effect is ignored). Also shown is a plot of  $\sqrt{I_D}$  as a function of  $V_{GS}$  (with  $V_{DS}$  a constant). As expected a linear relationship is observed for values of  $V_{GS} \gg V_T$ . Notice also how the current does not drop abruptly to 0 at  $V_{GS} = V_T$ . At that point, the device goes into *subthreshold operation*. To turn the device completely off, the gate-source voltage has to be substantially lower than  $V_T$ . Subthreshold conduction is discussed in more detail later in the chapter, when we discuss some second-order effects in MOS transistors.

All the derived equations hold for the PMOS transistor as well. The only difference is that for PMOS devices, the polarities of all voltages and currents are reversed.




Figure 2.21 I-V characteristics of NMOS transistor ( $W = 100\ \mu\text{m}$ ,  $L = 20\ \mu\text{m}$  in a  $1.2\ \mu\text{m}$  CMOS technology).

# 課題文 2 p47 [STE-101-214]

- ねらい: MOSFET の特性を構造面から読み取る
- 事前にネットで検索してMOSFETの基礎を調べておくこと
- 2.3.3 Dynamic Behavior もできたら読んでおく
- ターゲット文は MOS Structure Capacitors 16ライン

Figure 2.15

## Exercise

Answer following questions simply (long if you like 😊).

- 2-1 Why is the capacitance issue for MOS (FET) beside the (bipolar) transistor?
- 2-2 What type of capacitances does MOS have?
- 2-3 Is capacitance between Gate and Source variable?

# 課題文 2 p47 [STE-101-214]

**構造** **成分**  
**MOS Structure Capacitances** **分解する** **導電チャネル** **横方向拡散**

The gate of the MOS transistor is isolated from the conducting channel by the gate oxide that has a capacitance per unit area equal to  $C_{ox} = \epsilon_{ox} / t_{ox}$ . From the  $I$ - $V$  equations, we learned that it is useful to have  $C_{ox}$  as large as possible, or to keep the oxide thickness very thin. The total value of this capacitance is called the *gate capacitance*  $C_g$  and equals  $C_{ox}WL$ . This gate capacitance can be decomposed into a number of elements, each with a different behavior. Obviously, one part of  $C_g$  contributes to the channel charge, and is discussed in a subsequent section. Another part is solely due to the topological structure of the transistor. This component is the subject of the remainder of this section. **位相幾何学**

Consider the transistor structure of Figure 2.23. Ideally, the source and drain diffusion should end right at the edge of the gate oxide. In reality, both source and drain tend to extend somewhat below the oxide by an amount  $x_d$ , called the *lateral diffusion*. Hence, the effective channel of the transistor  $L_{eff}$  becomes shorter than the drawn length (or the length the transistor was originally designed for) by a factor of  $2x_d$ . It also gives rise to a parasitic capacitance between gate and source (drain) that is called the *overlap capacitance*. This capacitance is strictly linear and has a fixed value **寄生** **重ね合わせ**

Figure 2.23



# Memo

フォローアップURL (Revised)

<http://mikami.a.la9.jp/meiji/MEIJI.htm>

担当講師

三上廉司(みかみれんじ)

Renji\_Mikami(at\_mark)nifty.com

mikami(at\_mark)meiji.ac.jp (Alternative)

[http://mikami.a.la9.jp/\\_edu.htm](http://mikami.a.la9.jp/_edu.htm)

